FRAME TIMING → DATA TIMING **▼** DATA 9 出 H 16 0 7,7 S/c CONTROLLER Fig.1 CLOCK DATA PRESENCE/ ABSENCE CLOCK DATA PRESENCE/ ABSENCE 9 9 FIFO FIFO RECEIVE CLOCK n -RECEIVE CLOCK 1 DATA n DATA 1

CLOCK

2

1/14

Fig.2

FIFO STATUS	DATA PRESENCE		DATA ABSENCE	
	FIRST BIT	SECOND BIT	FIRST BIT	SECOND BIT
DATA	1(0)	1(0)	×	×
DATA TIMING	0	1	0	0

Fig.3





Fig.4






Fig.6




Fig.7





Fig.8






Fig.10




Fig.11





Fig.12






Fig.14

